


001_Block Diagram
002_System Setting
003_CPU_DMI,PEG,eDP,DDI
004_CPU_DDR4
005_CPU_GND
006_CPU_CFG,RSVD
007_
008_CPU_PWR
009_CPU_PWR
010_CPU_POWER_CAP
011_TBT_Alpine-Ridge
012_TBT_TPS65982&Type C
013_TBT_PWR
014_DIM_DDR4 SO-DIMM A(0)
015_DIM_DDR4 SO-DIMM B(0)
016_DIM_DDR4 SO-DIMM A(1)
017_DIM_DDR4 SO-DIMM B(1)
018_DIM_CA/DQ Voltage
020_PCH_HDA,SMB,SEQ,RTC,JTAG
021_PCH_POE,SATA,USB2,MISC
022_PCH_CLK,LPC,USB3
023_PCH_LVDS,eDP,DP
024_PCH_SPI,CNV
025_PCH_GPIO
026_PCH_POWER,GND
027_PCH_POWER,GND
028_PCH_SPI ROM,OTH
029_TEST_POINT
030_KBC_IT2225
031_KBC_KB & TP
032_RST_Reset Circuit
033_LAN_RTL8111H-CG
034_LAN_RJ45_CON
035_MacroN_KEY_IT8291
036_AUD_ALC295
037_AUD_EXT Jack
039_AUD_INT SPK
040_NGFF_SSD_PCIE_CON
041_NGFF_SSD_PCIE_CON_3
042_CR_GL3215
043_
044_BUG_LPC
045_eDP_CON & Tobii IS4_CON
046_
047_Display Port
048_HDMI
049_
050_FAN_Thermal Sensor & Fan
051_HDD
052_USB3.0 Port
053_NGFF_WLAN & BT & XBOX
055_USB3.0 Port
056_LED & Switch
057_DSG_Discharge
058_Power Protect
059_EMI
060_DC & BAT IN
063_>>>Power Button_IO_BD
064_>>>LED_IO_BD
065_ME_W2B conn. & NUT
066_
067_
068_
069_
070_GPU_PCIE I/F
071_GPU_POWER
072_GPU_FRAME BUFFER
073_VRAM-CHANNEL A
074_VRAM-CHANNEL B
075_VRAM-CHANNEL C
076_VRAM-CHANNEL D
077_VRAM_CAP
080_PW_COFFEE LAKE (1)
081_PW_COFFEE LAKE (2)
082_PW_+VCCIO
083_PW_+1.05VSUS
084_PW_+1.8VSUS
086_PW_+1.2V/+VTT/+2.5V
087_PW_+3VADSW/+VSUS
088_PW_LOAD SWITCH
089_PW_CHARGER
090_PW_PROTECTION
091_PW_+NVVDD (1)
092_PW_+NVVDD (2)
093_PW_+NVVDD5
094_PW_+FBVDDQ
096_PW_+12VS_FAN
097_PW_PEX_VDD
098_PW_IPC
100_Power On Timing-AC mode
101_Power On Timing-DC mode

G531GT Block Diagram

Coffeelake H Platform



	Default	Use As	Signal Name	INT FUPD	EXT FUPD	Power
0001-01	001	001	0001001-0001	00	00 100	1.000
0001-02	001	001	0001001-0002	00	00 100	1.000
0001-03	001	001	0001001-0003	00	00 100	1.000
0001-04	001	001	0001001-0004	00	00 100	1.000
0001-05	001	001	0001001-0005	00	00 100	1.000
0001-06	001	001	0001001-0006	00	00 100	1.000
0001-07	001	001	0001001-0007	00	00 100	1.000
0001-08	001	001	0001001-0008	00	00 100	1.000
0001-09	001	001	0001001-0009	00	00 100	1.000
0001-10	001	001	0001001-0010	00	00 100	1.000
0001-11	001	001	0001001-0011	00	00 100	1.000
0001-12	001	001	0001001-0012	00	00 100	1.000
0001-13	001	001	0001001-0013	00	00 100	1.000
0001-14	001	001	0001001-0014	00	00 100	1.000
0001-15	001	001	0001001-0015	00	00 100	1.000
0001-16	001	001	0001001-0016	00	00 100	1.000
0001-17	001	001	0001001-0017	00	00 100	1.000
0001-18	001	001	0001001-0018	00	00 100	1.000
0001-19	001	001	0001001-0019	00	00 100	1.000
0001-20	001	001	0001001-0020	00	00 100	1.000
0001-21	001	001	0001001-0021	00	00 100	1.000
0001-22	001	001	0001001-0022	00	00 100	1.000
0001-23	001	001	0001001-0023	00	00 100	1.000
0001-24	001	001	0001001-0024	00	00 100	1.000
0001-25	001	001	0001001-0025	00	00 100	1.000
0001-26	001	001	0001001-0026	00	00 100	1.000
0001-27	001	001	0001001-0027	00	00 100	1.000
0001-28	001	001	0001001-0028	00	00 100	1.000
0001-29	001	001	0001001-0029	00	00 100	1.000
0001-30	001	001	0001001-0030	00	00 100	1.000
0001-31	001	001	0001001-0031	00	00 100	1.000
0001-32	001	001	0001001-0032	00	00 100	1.000
0001-33	001	001	0001001-0033	00	00 100	1.000
0001-34	001	001	0001001-0034	00	00 100	1.000
0001-35	001	001	0001001-0035	00	00 100	1.000
0001-36	001	001	0001001-0036	00	00 100	1.000
0001-37	001	001	0001001-0037	00	00 100	1.000
0001-38	001	001	0001001-0038	00	00 100	1.000
0001-39	001	001	0001001-0039	00	00 100	1.000
0001-40	001	001	0001001-0040	00	00 100	1.000
0001-41	001	001	0001001-0041	00	00 100	1.000
0001-42	001	001	0001001-0042	00	00 100	1.000
0001-43	001	001	0001001-0043	00	00 100	1.000
0001-44	001	001	0001001-0044	00	00 100	1.000
0001-45	001	001	0001001-0045	00	00 100	1.000
0001-46	001	001	0001001-0046	00	00 100	1.000
0001-47	001	001	0001001-0047	00	00 100	1.000
0001-48	001	001	0001001-0048	00	00 100	1.000
0001-49	001	001	0001001-0049	00	00 100	1.000
0001-50	001	001	0001001-0050	00	00 100	1.000
0001-51	001	001	0001001-0051	00	00 100	1.000

[illegible][illegible]



REF_A01	UNIT	UNIT	UNIT	UNIT		
REF_A02	UNIT	UNIT	UNIT	UNIT		
REF_A03	UNIT	UNIT	UNIT	UNIT	PO	
REF_A04	UNIT	UNIT	UNIT	UNIT		
REF_A05	UNIT	UNIT	UNIT	UNIT		
REF_A06	UNIT	UNIT	UNIT	UNIT		
REF_A07	UNIT	UNIT	UNIT	UNIT		
REF_A08	UNIT	UNIT	UNIT	UNIT		
REF_A09	UNIT	UNIT	UNIT	UNIT		
REF_A10	UNIT	UNIT	UNIT	UNIT		
REF_A11	UNIT	UNIT	UNIT	UNIT		
REF_A12	UNIT	UNIT	UNIT	UNIT		
REF_A13	UNIT	UNIT	UNIT	UNIT		
REF_A14	UNIT	UNIT	UNIT	UNIT		
REF_A15	UNIT	UNIT	UNIT	UNIT		
REF_A16	UNIT	UNIT	UNIT	UNIT		
REF_A17	UNIT	UNIT	UNIT	UNIT		
REF_A18	UNIT	UNIT	UNIT	UNIT		
REF_A19	UNIT	UNIT	UNIT	UNIT		
REF_A20	UNIT	UNIT	UNIT	UNIT		
REF_A21	UNIT	UNIT	UNIT	UNIT		
REF_A22	UNIT	UNIT	UNIT	UNIT		
REF_A23	UNIT	UNIT	UNIT	UNIT		
REF_A24	UNIT	UNIT	UNIT	UNIT		
REF_A25	UNIT	UNIT	UNIT	UNIT		
REF_A26	UNIT	UNIT	UNIT	UNIT		
REF_A27	UNIT	UNIT	UNIT	UNIT		
REF_A28	UNIT	UNIT	UNIT	UNIT		
REF_A29	UNIT	UNIT	UNIT	UNIT		
REF_A30	UNIT	UNIT	UNIT	UNIT		
REF_A31	UNIT	UNIT	UNIT	UNIT		
REF_A32	UNIT	UNIT	UNIT	UNIT		
REF_A33	UNIT	UNIT	UNIT	UNIT		
REF_A34	UNIT	UNIT	UNIT	UNIT		
REF_A35	UNIT	UNIT	UNIT	UNIT		
REF_A36	UNIT	UNIT	UNIT	UNIT		
REF_A37	UNIT	UNIT	UNIT	UNIT		
REF_A38	UNIT	UNIT	UNIT	UNIT		
REF_A39	UNIT	UNIT	UNIT	UNIT		
REF_A40	UNIT	UNIT	UNIT	UNIT		
REF_A41	UNIT	UNIT	UNIT	UNIT		
REF_A42	UNIT	UNIT	UNIT	UNIT		
REF_A43	UNIT	UNIT	UNIT	UNIT		
REF_A44	UNIT	UNIT	UNIT	UNIT		
REF_A45	UNIT	UNIT	UNIT	UNIT		
REF_A46	UNIT	UNIT	UNIT	UNIT		
REF_A47	UNIT	UNIT	UNIT	UNIT		
REF_A48	UNIT	UNIT	UNIT	UNIT		
REF_A49	UNIT	UNIT	UNIT	UNIT		
REF_A50	UNIT	UNIT	UNIT	UNIT		
REF_A51	UNIT	UNIT	UNIT	UNIT		
REF_A52	UNIT	UNIT	UNIT	UNIT		
REF_A53	UNIT	UNIT	UNIT	UNIT		
REF_A54	UNIT	UNIT	UNIT	UNIT		
REF_A55	UNIT	UNIT	UNIT	UNIT		
REF_A56	UNIT	UNIT	UNIT	UNIT		
REF_A57	UNIT	UNIT	UNIT	UNIT		
REF_A58	UNIT	UNIT	UNIT	UNIT		
REF_A59	UNIT	UNIT	UNIT	UNIT		
REF_A60	UNIT	UNIT	UNIT	UNIT		
REF_A61	UNIT	UNIT	UNIT	UNIT		
REF_A62	UNIT	UNIT	UNIT	UNIT		
REF_A63	UNIT	UNIT	UNIT	UNIT		
REF_A64	UNIT	UNIT	UNIT	UNIT		
REF_A65	UNIT	UNIT	UNIT	UNIT		
REF_A66	UNIT	UNIT	UNIT	UNIT		
REF_A67	UNIT	UNIT	UNIT	UNIT		
REF_A68	UNIT	UNIT	UNIT	UNIT		
REF_A69	UNIT	UNIT	UNIT	UNIT		
REF_A70	UNIT	UNIT	UNIT	UNIT		
REF_A71	UNIT	UNIT	UNIT	UNIT		
REF_A72	UNIT	UNIT	UNIT	UNIT		
REF_A73	UNIT	UNIT	UNIT	UNIT		
REF_A74	UNIT	UNIT	UNIT	UNIT		
REF_A75	UNIT	UNIT	UNIT	UNIT		
REF_A76	UNIT	UNIT	UNIT	UNIT		
REF_A77	UNIT	UNIT	UNIT	UNIT		
REF_A78	UNIT	UNIT	UNIT	UNIT		
REF_A79	UNIT	UNIT	UNIT	UNIT		
REF_A80	UNIT	UNIT	UNIT	UNIT		
REF_A81	UNIT	UNIT	UNIT	UNIT		
REF_A82	UNIT	UNIT	UNIT	UNIT		
REF_A83	UNIT	UNIT	UNIT	UNIT		
REF_A84	UNIT	UNIT	UNIT	UNIT		
REF_A85	UNIT	UNIT	UNIT	UNIT		
REF_A86	UNIT	UNIT	UNIT	UNIT		
REF_A87	UNIT	UNIT	UNIT	UNIT		
REF_A88	UNIT	UNIT	UNIT	UNIT		
REF_A89	UNIT	UNIT	UNIT	UNIT		
REF_A90	UNIT	UNIT	UNIT	UNIT		
REF_A91	UNIT	UNIT	UNIT	UNIT		
REF_A92	UNIT	UNIT	UNIT	UNIT		
REF_A93	UNIT	UNIT	UNIT	UNIT		
REF_A94	UNIT	UNIT	UNIT	UNIT		
REF_A95	UNIT	UNIT	UNIT	UNIT		
REF_A96	UNIT	UNIT	UNIT	UNIT		
REF_A97	UNIT	UNIT	UNIT	UNIT		
REF_A98	UNIT	UNIT	UNIT	UNIT		
REF_A99	UNIT	UNIT	UNIT	UNIT		
REF_A100	UNIT	UNIT	UNIT	UNIT		
REF_A101	UNIT	UNIT	UNIT	UNIT		
REF_A102	UNIT	UNIT	UNIT	UNIT		
REF_A103	UNIT	UNIT	UNIT	UNIT		
REF_A104	UNIT	UNIT	UNIT	UNIT		
REF_A105	UNIT	UNIT	UNIT	UNIT		
REF_A106	UNIT	UNIT	UNIT	UNIT		
REF_A107	UNIT	UNIT	UNIT	UNIT		
REF_A108	UNIT	UNIT	UNIT	UNIT		
REF_A109	UNIT	UNIT	UNIT	UNIT		
REF_A110	UNIT	UNIT	UNIT	UNIT		
REF_A111	UNIT	UNIT	UNIT	UNIT		
REF_A112	UNIT	UNIT	UNIT	UNIT		
REF_A113	UNIT	UNIT	UNIT	UNIT		
REF_A114	UNIT	UNIT	UNIT	UNIT		
REF_A115	UNIT	UNIT	UNIT	UNIT		
REF_A116	UNIT	UNIT	UNIT	UNIT		
REF_A117	UNIT	UNIT	UNIT	UNIT		
REF_A118	UNIT	UNIT	UNIT	UNIT		
REF_A119	UNIT	UNIT	UNIT	UNIT		
REF_A120	UNIT	UNIT	UNIT	UNIT		
REF_A121	UNIT	UNIT	UNIT	UNIT		
REF_A122	UNIT	UNIT	UNIT	UNIT		
REF_A123	UNIT	UNIT	UNIT	UNIT		
REF_A124	UNIT	UNIT	UNIT	UNIT		
REF_A125	UNIT	UNIT	UNIT	UNIT		
REF_A126	UNIT	UNIT	UNIT	UNIT		
REF_A127	UNIT	UNIT	UNIT	UNIT		
REF_A128	UNIT	UNIT	UNIT	UNIT		
REF_A129	UNIT	UNIT	UNIT	UNIT		
REF_A130	UNIT	UNIT	UNIT	UNIT		
REF_A131	UNIT	UNIT	UNIT	UNIT		
REF_A132	UNIT	UNIT	UNIT	UNIT		
REF_A133	UNIT	UNIT	UNIT	UNIT		
REF_A134	UNIT	UNIT	UNIT	UNIT		
REF_A135	UNIT	UNIT	UNIT	UNIT		
REF_A136	UNIT	UNIT	UNIT	UNIT		
REF_A137	UNIT	UNIT	UNIT	UNIT		
REF_A138	UNIT	UNIT	UNIT	UNIT		
REF_A139	UNIT	UNIT	UNIT	UNIT		
REF_A140	UNIT	UNIT	UNIT	UNIT		
REF_A141	UNIT	UNIT	UNIT	UNIT		
REF_A142	UNIT	UNIT	UNIT	UNIT		
REF_A143	UNIT	UNIT	UNIT	UNIT		
REF_A144	UNIT	UNIT	UNIT	UNIT		
REF_A145	UNIT	UNIT	UNIT	UNIT		
REF_A146	UNIT	UNIT	UNIT	UNIT		
REF_A147	UNIT	UNIT	UNIT	UNIT		
REF_A148	UNIT	UNIT	UNIT	UNIT		
REF_A149	UNIT	UNIT	UNIT	UNIT		
REF_A150	UNIT	UNIT	UNIT	UNIT		
REF_A151	UNIT	UNIT	UNIT	UNIT		
REF_A152	UNIT	UNIT	UNIT	UNIT		
REF_A153	UNIT	UNIT	UNIT	UNIT		
REF_A154	UNIT	UNIT	UNIT	UNIT		
REF_A155	UNIT	UNIT	UNIT	UNIT		
REF_A156	UNIT	UNIT	UNIT	UNIT		
REF_A157	UNIT	UNIT	UNIT	UNIT		
REF_A158	UNIT	UNIT	UNIT	UNIT		
REF_A159	UNIT	UNIT	UNIT	UNIT		
REF_A160	UNIT	UNIT	UNIT	UNIT		
REF_A161	UNIT	UNIT	UNIT	UNIT		
REF_A162	UNIT	UNIT	UNIT	UNIT		
REF_A163	UNIT	UNIT	UNIT	UNIT		
REF_A164	UNIT	UNIT	UNIT	UNIT		
REF_A165	UNIT	UNIT	UNIT	UNIT		
REF_A166	UNIT	UNIT	UNIT	UNIT		
REF_A167	UNIT	UNIT	UNIT	UNIT		
REF_A168	UNIT	UNIT	UNIT	UNIT		
REF_A169	UNIT	UNIT	UNIT	UNIT		
REF_A170	UNIT	UNIT	UNIT	UNIT		
REF_A171	UNIT	UNIT	UNIT	UNIT		
REF_A172	UNIT	UNIT	UNIT	UNIT		
REF_A173	UNIT	UNIT	UNIT	UNIT		
REF_A174	UNIT	UNIT	UNIT	UNIT		
REF_A175	UNIT	UNIT	UNIT	UNIT		
REF_A176	UNIT	UNIT	UNIT	UNIT		
REF_A177	UNIT	UNIT	UNIT	UNIT		
REF_A178	UNIT	UNIT	UNIT	UNIT		
REF_A179	UNIT	UNIT	UNIT	UNIT		
REF_A180	UNIT	UNIT	UNIT	UNIT		
REF_A181	UNIT	UNIT	UNIT	UNIT		
REF_A182	UNIT	UNIT	UNIT	UNIT		
REF_A183	UNIT	UNIT	UNIT	UNIT		
REF_A184	UNIT	UNIT	UNIT	UNIT		
REF_A185	UNIT	UNIT	UNIT	UNIT		
REF_A186	UNIT	UNIT	UNIT	UNIT		
REF_A187	UNIT	UNIT	UNIT	UNIT		
REF_A188	UNIT	UNIT	UNIT	UNIT		
REF_A189	UNIT	UNIT	UNIT	UNIT		
REF_A190	UNIT	UNIT	UNIT	UNIT		
REF_A191	UNIT	UNIT	UNIT	UNIT		
REF_A192	UNIT	UNIT	UNIT	UNIT		
REF_A193	UNIT	UNIT	UNIT	UNIT		
REF_A194	UNIT	UNIT	UNIT	UNIT		
REF_A195	UNIT	UNIT	UNIT	UNIT		
REF_A196	UNIT	UNIT	UNIT	UNIT		
REF_A197	UNIT	UNIT	UNIT	UNIT		
REF_A198	UNIT	UNIT	UNIT	UNIT		
REF_A199	UNIT	UNIT	UNIT	UNIT		
REF_A200	UNIT	UNIT	UNIT	UNIT		
REF_A201	UNIT	UNIT	UNIT	UNIT		
REF_A202	UNIT	UNIT	UNIT	UNIT		
REF_A203	UNIT	UNIT	UNIT	UNIT		
REF_A204	UNIT	UNIT	UNIT	UNIT		
REF_A205	UNIT	UNIT	UNIT	UNIT		
REF_A206	UNIT	UNIT	UNIT	UNIT		
REF_A207	UNIT	UNIT	UNIT	UNIT		
REF_A208	UNIT	UNIT	UNIT	UNIT		
REF_A209	UNIT	UNIT	UNIT	UNIT		
REF_A210	UNIT	UNIT	UNIT	UNIT		
REF_A211	UNIT	UNIT	UNIT	UNIT		
REF_A212	UNIT	UNIT	UNIT	UNIT		
REF_A213	UNIT	UNIT	UNIT	UNIT		
REF_A214	UNIT	UNIT	UNIT	UNIT		
REF_A215	UNIT	UNIT	UNIT	UNIT		
REF_A216	UNIT	UNIT	UNIT	UNIT		
REF_A217	UNIT	UNIT	UNIT	UNIT		
REF_A218	UNIT	UNIT	UNIT	UNIT		
REF_A219	UNIT	UNIT	UNIT	UNIT		
REF_A220	UNIT	UNIT	UNIT	UNIT		
REF_A221	UNIT	UNIT	UNIT	UNIT		
REF_A222	UNIT	UNIT	UNIT	UNIT		
REF_A223	UNIT	UNIT	UNIT	UNIT		
REF_A224	UNIT	UNIT	UNIT	UNIT		
REF_A225	UNIT	UNIT	UNIT	UNIT		
REF_A226	UNIT	UNIT	UNIT	UNIT		
REF_A227	UNIT	UNIT	UNIT	UNIT		
REF_A228	UNIT	UNIT	UNIT	UNIT		
REF_A229	UNIT	UNIT	UNIT	UNIT		
REF_A230	UNIT	UNIT	UNIT	UNIT		
REF_A231	UNIT	UNIT	UNIT	UNIT		
REF_A232	UNIT	UNIT	UNIT	UNIT		
REF_A233	UNIT	UNIT	UNIT	UNIT		
REF_A234	UNIT	UNIT	UNIT	UNIT		
REF_A235	UNIT	UNIT	UNIT	UNIT		
REF_A236	UNIT	UNIT	UNIT	UNIT		
REF_A237	UNIT	UNIT	UNIT	UNIT		
REF_A238	UNIT	UNIT	UNIT	UNIT		
REF_A239	UNIT	UNIT	UNIT	UNIT		
REF_A240	UNIT	UNIT	UNIT	UNIT		
REF_A241	UNIT	UNIT	UNIT	UNIT		
REF_A242	UNIT	UNIT	UNIT	UNIT		
REF_A243	UNIT	UNIT	UNIT	UNIT		
REF_A244	UNIT	UNIT	UNIT	UNIT		
REF_A245	UNIT	UNIT	UNIT	UNIT		
REF_A246	UNIT	UNIT	UNIT	UNIT		
REF_A247	UNIT	UNIT	UNIT	UNIT		
REF_A248	UNIT	UNIT	UNIT	UNIT		
REF_A249	UNIT	UNIT	UNIT	UNIT		
REF_A250	UNIT	UNIT	UNIT	UNIT		
REF_A251	UNIT	UNIT	UNIT	UNIT		
REF_A252	UNIT	UNIT	UNIT	UNIT		
REF_A253	UNIT	UNIT	UNIT	UNIT		
REF_A254	UNIT	UNIT	UNIT	UNIT		
REF_A255	UNIT	UNIT	UNIT	UNIT		
REF_A256	UNIT	UNIT	UNIT	UNIT		
REF_A257	UNIT	UNIT	UNIT	UNIT		
REF_A258	UNIT	UNIT	UNIT	UNIT		
REF_A259	UNIT	UNIT	UNIT	UNIT		
REF_A260	UNIT	UNIT	UNIT	UNIT		
REF_A261	UNIT	UNIT	UNIT	UNIT		
REF_A262	UNIT	UNIT	UNIT	UNIT		
REF_A263	UNIT	UNIT	UNIT	UNIT		
REF_A264	UNIT	UNIT	UNIT	UNIT		
REF_A265	UNIT	UNIT	UNIT	UNIT		
REF_A266	UNIT	UNIT	UNIT	UNIT		
REF_A267	UNIT	UNIT	UNIT	UNIT		
REF_A268	UNIT	UNIT	UNIT	UNIT		
REF_A269	UNIT	UNIT	UNIT	UNIT		
REF_A270	UNIT	UNIT	UNIT	UNIT		
REF_A271	UNIT	UNIT	UNIT	UNIT		
REF_A272						




[illegible]

	Default	Use As	Signal Name	EXT PUPD	Power
G090	LAD0 /E100		LPC_A00_0/LPC_A00		
G091	LAD1 /E01		LPC_A01_0/LPC_A01		
G092	LAD2 /E02		LPC_A02_0/LPC_A02		
G093	LAD3 /E03		LPC_A03_0/LPC_A03		
G094	LC0CVR /E05		LC0CVR0CVR_0_P04		
G095	LPRAND0 /E09		LC0CVR0CVR_1_P04		
G096	LS10Q0 /A100E7		LC0CVR0CVR_2_P04	PG 10E	>370


SGL PCI-E H170 H550					
1	(S)SD #1 (J)TG0				
2	(S)SD #2				
3	(S)SD #3			SS1G #1	
4	(S)SD #4			SS1G #2	
5	(S)SD #5				
6	(S)SD #6				
7	(S)SD #7				
8	(S)SD #8				
9	PCI-E #9				
10	PCI-E #4	QW	x 2	NA	
11	PCI-E #5	QW	x 2		
12	PCI-E #6		x 2		
13	(S)SD #7				NA
14	PCI-E #8		x 2		
15	PCI-E #9	SATA #6	QW	x 2	
16	PCI-E #10	SATA #5		x 2	Intel IRST PCI-E Storage Device #1
17	(S)SD #11				
18	PCI-E #12		QW	x 2	
19	PCI-E #13	SATA #7	QW	x 2	
20	PCI-E #14	SATA #1		x 2	
21	PCI-E #15	SATA #2		x 2	Intel IRST PCI-E Storage Device #2
22	PCI-E #16	SATA #5		x 2	
23	SATA #4			NA	
24	SATA #6			NA	
25	PCI-E #19			NA	
26	PCI-E #20		x 2		

Main Board







CFG




+VCCORE near CPU



+VCCORE DECAPS Place Back Side (TOP)




1uF x 24




Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805		
		12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
		24x 0201 (placeholder)	
VCCGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	

+VCCGT cap near CPU

22uF x14



1107 add for VCCGT PI issue





Project Name

G711GW

Rev

R1.0

Title : **TBT_Alpine-Ridge**

Size

C


Dept.: **ASUSTeK COMPUTER**


Engineer: **Gaming RD**

Date: **Wednesday, April 17, 2019**


Sheet **11** of **103**

<Variant Name>


		Title : DDR4_TERMINATION	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size	Project Name		Rev
Custom	G711GW		1.0
Date: Wednesday, April 17, 2019		Sheet 13 of 103	

		Title : DDR4_ON-BOARD_A2	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size	Project Name		Rev
C	G711GW		1.0
Date: Wednesday, April 17, 2019		Sheet 15	of 103


<Variant Name>

		Title : NB_****	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size A	Project Name G711GW		Rev 1.0
Date: Wednesday, April 17, 2019		Sheet 17 of 103	


PCIEG



CFG2=0 -> Reversed
CFG5=0 -> PCIEG 2x8



modify to PCIe x16
2018_0917



Display




Table 8-3. Few Supported Normal and Lane-reversed Bifurcation Configurations

x16 Controller Negotiated Width	x8 Controller Negotiated Width	x4 Controller Negotiated Width	Processor	Physical Lanes											
				0	1	2	3	4	5	6	7	8	9	10	11
x16	Off	Off	Direct	0	1	2	3	4	5	6	7	8	9	10	11
x8	x8	Off	Direct	0	1	2	3	4	5	6	7	0	1	2	3
x8	x4	x4	Direct	0	1	2	3	4	5	6	7	0	1	2	3
x16	Off	Off	Reverse	15	14	13	12	11	10	9	8	7	6	5	4
x8	x8	Off	Reverse	7	6	5	4	3	2	1	0	7	6	5	4
x8	x4	x4	Reverse	3	2	1	0	3	2	1	0	7	6	5	4

Notes:

- Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
- In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
 - Connect lane 0 of 1st device to lane 0.
 - Connect lane 0 of 2nd device to lane 8.
 - Connect lane 0 of 3rd device to lane 12.
 For example:
 - When using 1x8 + 2x4, the 8 lane device must use lanes 0:7.
 - When using 1x4 + 1x2, the 4 lane device must use lanes 0:3, and other 2 lanes device must use lanes 8:9.
 - When using 1x4 + 1x2 + 1x1, 4 lane device must use lanes 0:3, two lane device must use lanes 8:9, one lane device must use lane 12.

Refer to CFL-H PDG P.363 (Doc.571391)

31.1.4 Disabling and Termination Guidelines for the Intel® High Definition Audio Interface

When HDA_SDIN[1:0], DISPA_SDIN interface is not implemented on the platform the signal pin(s) may be left unconnected.

When the Intel® Display Audio interface is not implemented, PROC_AUDIO_CLK and PROC_AUDIO_SDI need to be terminated to GND via a weak pull-down resistor (i.e. ~2KΩ), PROC_AUDIO_SDO can be left unconnected.




Figure 4-23. CFL H DDR4 x16 Memory Down V_{REF-CA} Overview


Figure 4-22. CFL-H DDR4 SO-DIMM V_{REF-CA} Overview




Vref for CHA DIMM0



Vref for CHB DIMMC



<Variant Name>


		Title : *****	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size C	Project Name G711GW		Rev 1.0
Date: Wednesday, April 17, 2019		Sheet 19 of 103	

Signal	Pin	Function	Notes
ACZ_RST#_AUI	R2034	1	ACZ_RST#_AUI X1
ACZ_SYNC_AUI	R2035	1	ACZ_SYNC_AUI X1
ACZ_IBOUT_AUI	R2036	1	ACZ_IBOUT_AUI X1
ACZ_BCLK_AUI	R2037	1	ACZ_BCLK_AUI X1









[90] PCH_SPI

Main Source	1th FWR	2nd FWR	3rd FWR	4th
+RTCBAT	+RTC_BAT	+3VA_RTC		
AC_BAT_SYS	+1.05VSUS	+VCCST		
	+1.2V			
	+3VAO	+3VA	+3VA_EC	
	+3VA_DSW	+3VSUS	+3VSUS_PCH	+V3_3A_V1_3A_WCPWRD0
		+3VS		




The schematic diagram illustrates the Top Swap Override circuit. A 3V5 supply is connected to a 10KOhm resistor (R2053), which is in series with another 10KOhm resistor (R2051). The output of this voltage divider is connected to the PCN_GPPB14 pin. A dashed box on the left indicates a connection point for a 0019 component.

able	PCN_GPPB14: weak internal pull down				
able (default)	<table border="1"> <tr> <td>PU</td> <td>Enable</td> </tr> <tr> <td>PD</td> <td>Disable (default)</td> </tr> </table>	PU	Enable	PD	Disable (default)
PU	Enable				
PD	Disable (default)				



Power failure solution (S0-->G3,S5-->G3):





Power failure solution (S0-->G3,S5-->G3):


The diagram shows the timing of various PCH module signals. Key signals include:

- PCH_CLK0ENB**: Active low signal, 8.2Kcyc period.
- ME_SoftPwrOnAck**: Active low signal, 190Cyc period.
- PCH_SYSTEMST_PCH**: Active low signal, 190CycM period.
- LOCALIZER#**: Active low signal, 190CycM period.
- PCH_SoftPwrOnAck**: Active low signal, 190Cyc period.
- PCH_RESET#**: Active low signal, 190Cyc period.
- LARL_RESET#**: Active low signal, 190Cyc period.
- PCH_RESETST_X1**: Active low signal, 190Cyc period.
- PCH_PWRON_X1**: Active low signal, 510CycM period.
- PCH_FLAG_TOK**: Active low signal, 190CycM period.
- PCH_FLAG_TOK0**: Active low signal, 190CycM period.
- PCH_FLAG_TOK1**: Active low signal, 190CycM period.
- PCH_FLAG_TOK2**: Active low signal, 190CycM period.
- PCH_FLAG_TOK3**: Active low signal, 190CycM period.
- PCH_FLAG_TOK4**: Active low signal, 190CycM period.

The diagram also shows voltage levels (0V, 3V3, 1V8, 0V) and time intervals (8.2Kcyc, 190Cyc, 190CycM, 510CycM, 190CycM).



	Function
CLKREQ-0	GPU
CLKREQ-1	
CLKREQ-2	CR
CLKREQ-3	WLAN
CLKREQ-4	
CLKREQ-5	TBT AR
CLKREQ-6	PCIe SSD
CLKREQ-7	
CLKREQ-8	
CLKREQ-9	
CLKREQ-10~15	



CNL HM370

USB 3.0	Function
USB3.1#01	USB3.1MB Port1 (Support Gen2)
USB3.1#02	USB3.0 MB Port2 (Support Gen2)
USB3.1#03	USB3.0 MB Port3 (Support Gen2)
USB3.1#04	USB3.0 MB Port4 (Support Gen2)
USB3.1#05	
USB3.1#06	
USB3.1#07	
USB3.1#08	




PCH XDP
100 MHz

GPU
100 MHz



The schematic shows the CLK_REQ# signal path. It starts at the GPU CLK_REQ# pin, goes through a 10KOhm resistor (R2203) to a +3V3US supply. The signal then passes through a MOSFET (Q2201, 2N7000K) to the CLK_REQ# pin of the Fox Optimus. The MOSFET is controlled by the DGPU_PWRGK signal (pin 70.77).

For Intel SSD leakage

CLKREQ6_NGFF1#







USB3.0 Port4 (Charger)



HPD0 to DP
HPD1 to HDMI
HPD2 to TBT
HPD3 to VGA
HPD4 to EDP Panel



Chris







GND

VSS



Strap => Mount R2443

This strap should sample high,
if sample low will cause boot up fail.





GPP_J61
Do Not leave this pin float,
if CNV1 is not used, it still need a 20K ohm PU.


[CNV Mode Select] CNV_R01_DT_PCH
An external pull-up or pull-down is required.
0 = Integrated CNV1 enable.
1 = Integrated CNV1 disable.
2 = Integrated CNV1 disable.

GPP_J61(CNV_R01_DT)
An external pull-up or pull-down is required.
0 = Integrated CNV1 enable.
1 = Integrated CNV1 disable.
2 = Integrated CNV1 disable.
[Intel FAE]
R01_DT has an automatic detect CNV1 mechanism,
please do not use external PU.
The CNP has an internal strong 1K PU already.
Do not leave this pin float,
if CNV1 is not used, it still need a 20K ohm PU

GPP_J91
The signal has a weak internal pull-down
0 = VCCSP1 is connected to 3.3V rail
1 = VCCSP1 is connected to 1.8V rail





CPU XDP






1102 RF request

```
PCH_GPPC21 : DGPU_RST#
PCH_GPPC22 : DGPU_PWR_EN#
```



PU	LPC
PD	SPI (Default)



PU	Enable
PD	Disable (Default)

NOTE: Enable No Reboot
PCB will disable the TCO
Timer system reboot feature.
This function is useful when running ITP/XDP

PCH GPPB18: weak internal pull down






Don Lake RCH-LP


- XTAL_Freq_Select = GPP_H21
- Pin Strap for XTAL frequency selection
- An external 4.7k to 10k Ohm +/-5% pull-up to VCC (1.8V or 3.3V) is required on this strap for PCH 24 MHz XTAL operation

Cannon Lake PCH-H

- XTAL_Freq_Select = GPP_J4
- Pin Strap for XTAL frequency selection
- An external 4.7k to 10k Ohm +/-5% pull-up to VCC (1.8V or 3.3V) is required on this strap for PCH 24 MHz XTAL operation

X-tal Frequency Select






Main Source	1th PWR	2nd PWR	3rd PWR
AC_BAT_SYS	+1.05V _{SUS}	+VCCST	
		+VCCSTG	
	+1.2V	+VTT	
		+VCCPLL_OC	
	+VCCSA		
	+VCCIO	+VCCSTG	

Configuration		Estimated SoC Power Delta from Config #1 to #2
Config #1 (Premium)	Config #2 (Volume)	CFL H
VccST off in S3	On in S3	+25-30mW
VccPLL_OC off in S0/C10	On in S0/C10	+3-10mW
VccPLL_OC off in S0ix	On in S0ix	+3-10mW

Other than what is documented in the table above, there is no expected SoC power delta in Sx states between Volume and Premium configurations. Independently, implementing Deep Sx (also known as DSW) may lower platform power over traditional Sx.


CPU_C10_GATE# is a signal from the Coffee Lake SoC that can be used for gating off VccSTG, VccPLL_OC and VccIO (CFL-H) in the S0/C10 system state in order to save power.

+VCCST/+VCCPLL DECAPS Place Back Side (TOP)




CFL U/H PDG Update for VCCPLL Power Rail Design Guidelines
Due to Display PLL lock issues observed on systems with high noise level on VCCPLL, CFL-H BIP#571391 and CFL-U BIP#571821 Platform design guidelines has been updated with new recommendation for VCCPLL power rail.
An additional capacitor 220uF/6.3V (near CPU BGA ball) is recommended for better power delivery, this should be stuffed when encountered a noisy VCCPLL power rail.
This new recommendation not required for systems that follows the PDG Power Integrity guidance and kept low noise level on VCCPLL.


+VDDQ DECAPS Place Back Side (TOP)




+VCCIO DECAPS Place Back Side (TOP)




+VCCPLL_OC DECAPS Place Back Side (TOP)







+VCCSA DECAPS Place Back Side (TOP)



+VCCSA near CPU







www.teknisi-indonesia.com



Project Name

G711GW

Rev

R1.3

Title : **CYPRESS CCG4**

Size

D


Dept.: **ASUSTeK COMPUTER**

Engineer: **Gaming RD**

Date: **Wednesday, April 17, 2019**


Sheet **12** of **103**

SPI Power




1st SPI ROM

1st: 05006-00090900 FLASH MXIC MX25L12873PM2I-10G 128M SOP-8L
2nd: 05006-00093100 FLASH GD25B127DSIGG IGADEVICE 128MB SOP8




Refer to CPL_M054 (Doc: 5711006)
For Glitch Free Operation During Boot Process.

System Management Interface




SMBus Interface




R0.1-13 R1.0-01



CPU,VGA Thermal Sensor
Power Thermal Sensor




20181127 add reserved for power (IPC SMBUS MUX)

		Project Name G711GW		Rev 1.0
Title : PCH-XDP				
Size A	Dept.: ASUSTeK COMPUTER		Engineer: Gaming RD	
Date: Wednesday, April 17, 2019			Sheet 29	of 103

_____ EC Require




for load code





ITE Version	ASUS P/N
IT8225VG/BX	06037-00260000

```
Battery [28,60,89,90] P_SMB
[28,60,89,90] P_SMB
GX501VS remove PS2
```


Thermal sensor





For EMI





R1.0-34



20170901






<Variant Name>



G531GT P.31 差異

MP 40 PW	PCB	J3102	J3105	C3104	D3125	R3112
60880110-MB3010	R1.4	12018-00102300	NA	110232110411360	070004069020	100212100314010
60880110-MB3210	R1.4	12018-00102300	NA	110232110411360	070004069021	100-02147483648
60880110-MB3310	R1.4	NA	12018-00212200	NA	NA	NA
60880110-MB3410	R1.4	NA	12018-00212200	NA	NA	NA
60880110-MB3110	R1.4	NA	12018-00212200	NA	NA	NA




KB ID PCH Side(HW請依照此表格做設計判斷)*BIOS會再反向

Code	ROG RGB KB Type	KBID 2 (GPP_H18)	KBID 1 (GPP_H17)	KBID 0 (GPP_H16)
0x00	Normal Keyboard	H	H	L
0x01	QWERTASD Partition Keyboard	H	H	L
0x02	4 Zone RGB Keyboard	H	L	H
0x03	Per Key RGB Keyboard	H	L	L
0x04	1 Zone RGB Keyboard	L	H	H

	RED 4pin	1zone RGB 8pin	4zone 16pin	per key 20pin
pin1	VCC	VCC green	VCC green	COM7
pin2	VCC	VCC red	VCC red	COM6
pin3	GND	VCC blue	VCC blue	COM5
pin4	GND	LED1 blue	LED1 blue	COM4
pin5		LED1 red	LED1 red	COM3
pin6		LED1 green	LED1 green	COM2
pin7		NC	LED2 blue	COM1
pin8		NC	LED2 red	COM0
pin9			LED2 green	GND
pin10			LED3 blue	GND
pin11			LED3 red	GND
pin12			LED3 green	VCC
pin13			LED4 blue	VCC
pin14			LED4 red	VCC
pin15			LED4 green	VDD-33
pin16			NC	NC
pin17				GCLK
pin18				SDI
pin19				DCLK
pin20				LE


Main Board



```

DOR4_DIMM_260P
EVENT# ON ECC DIMM: KERR-008500L UP IF NO PIN IN PCH


```



Modern standby project should use Silego solution for EC/RTC reset (Microsoft hardware requirements)

6.6.2 Power button behavior

<https://docs.microsoft.com/en-us/windows-hardware/design/minimum/minimum-hardware-requirements-overview#section-60---shared-minimum-hardware-requirements-for-components>
UX362FA R1.3 board will verify this circuit 7/E





<Variant Name>

ASUS		Title : RST_Reset Circuit	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size B	Project Name G711GW	Rev 1.0	
Date: Wednesday, April 17, 2019	Sheet	32	of 103

The distance from U3301.24 to L3301 within 200 mil.

The distance from L3301 to C3347 within 200 mil.

33/34 pin ground pad
need ground via




X3301: 25MHZ +/-30ppm/10pF (3225)


1st: P/N:07G010272501 TXC/7V25000011


2nd: P/N:07G010952500 HOSONIC/E3FB25

Realtek suggests 3V_LAN raise time >1ms





www.teknisi-indonesia.com







LAN Connector






D3401,D3402 ESD Diode

1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G


2nd Source: P/N:07024-00710000 NXP/PUSB2X4D




NO	CD	DN	DOB	R3144
0000110	000310		00.0	100212100114010
0000110	000310		00.0	100212100114010
0000110	000310		00.0	NA
0000110	000310		00.0	NA
0000110	000310		00.0	NA




KB RGB Per Key LED




KB RGB co-layout




TP LED




NFC RGB LED




KB RGB 4Zone and 1Zone LED





Eagle Eye LED



Eagle Eye LED Conn








Chris

USB3.0_PORT4 (Support USB Charge Circuit)

J3809 USB3.0 Connector
1st Source: P/N:12813-0018309 FOXCONN/UEA1111-040A02-7H
2nd Source: P/N:12813-0008040 SINGATRON/2J8-0006-31010F


USB Charge Circuit (For PORT 4)

USB3.0 Port 4




USB3.0_PORT4

USB3.0 Pin define	
1-	VBUS-
2-	D-
3-	D+
4-	GND-
5-	RX-
6-	RX+
7-	GND-
8-	TX-
9-	TX+




USB3.0 ESD-Protection




D3882 ESD Diode
1st Source: P/N:07024-0020209 AMAZING/AZC091-045PRTG
2nd Source: P/N:07024-00710009 NXP/USB2K4D

Company Name



```
[36] H_SPKR+_CODEC
[36] H_SPKR-_CODEC
[36] H_SPKL+_CODEC
[36] H_SPKL-_CODEC
```




The diagram shows two identical output driver stages for the H_SPKR+ and H_SPKR- channels. Each stage is a common-source MOSFET amplifier. The H_SPKR+ stage uses transistors C3948 (PMOS) and C3950 (NMOS). The H_SPKR- stage uses transistors C3951 (PMOS) and C3953 (NMOS). All capacitors are 1000PF/50V. The gates of the PMOS transistors are connected to H_SPKR+_CON and H_SPKR-_CON, while the gates of the NMOS transistors are connected to H_SPKR+_CON and H_SPKR+_CON. The sources of all transistors are connected to GND. The drains are connected to the output nodes.



Speaker = 1.5W / channel



NGFF_SSD



PCIE9
NGFF1 PCIE Lane3

[21] PCIE9_RXN_NGFF1_L0
[21] PCIE9_RXP_NGFF1_L0

PCIE10
NGFF1 PCIE Lane2

[21] PCIE9_TXN_NGFF1_L0
[21] PCIE9_TXP_NGFF1_L0

PCIE11
NGFF1 PCIE Lane1

[21] PCIE10_RXN_NGFF1_L1
[21] PCIE10_RXP_NGFF1_L1

[21] PCIE10_TXN_NGFF1_L1
[21] PCIE10_TXP_NGFF1_L1

[21] PCIE11_RXN_NGFF1_L2
[21] PCIE11_RXP_NGFF1_L2

[21] PCIE11_TXN_NGFF1_L2
[21] PCIE11_TXP_NGFF1_L2




[21] PCIE12_RXN_NGFF1_L3
[21] PCIE12_RXP_NGFF1_L3

[21] PCIE12_TXN_NGFF1_L3
[21] PCIE12_TXP_NGFF1_L3

[22] CLK6_PCIE_NGFF1#
[22] CLK6_PCIE_NGFF1

For SATA PCIE colay, PCIE PN swap

PCIE12/SATA1a
NGFF1 PCIE Lane0
/SATA Port1



SUSCLK option

NGFF1_PERST# [24.30.33.53.59.70]
CLKREQ6_NGFF1# [22.56]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

NGFF1_SUSCLK [20.53]

NGFF1_PEWAKE# [20.53]

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1


[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1

[21] SATAPCIE_DET1



DAS/DSS# O.D. 9mA

DAS/DSS# O.D. 9mA

DAS/DSS# O.D. 9mA

DAS/DSS# O.D. 9mA

DAS/DSS# O.D. 9mA


DAS/DSS# O.D. 9mA

DAS/DSS# O.D. 9mA

DAS/DSS# O.D. 9mA

DAS/DSS# O.D. 9mA


DAS/DSS# O.D. 9mA




<Variant Name>

Project Name		Rev
ASUS G711GW		R1.0
Title : MiniCard_SSD		
Size	Dept.: ASUSTek COMPUTER	Engineer: Gaming RD
Date: Wednesday, April 17, 2019	Sheet	40 of 103


<Variant Name>


		Title : CB_*****	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size	Project Name		Rev
C	G711GW		1.0
Date: Wednesday, April 17, 2019		Sheet 41 of 103	


<Variant Name>

		Title : HDMI_DP_Switch	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size	Project Name		Rev
C	G711GW		1.0
Date:	Wednesday, April 17, 2019	Sheet	42 of 103

LPC Debug Port

[illegible]







		Title : DEBUG_LPC	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size A	Project Name G711GW		Rev 1.0
Date: Wednesday, April 17, 2019		Sheet 44 of 103	




RS10 is selected by Panel_type

Current Limit vs. R_{DS(on)} Values


R _{DS(on)}	Min. Current Limit (mA)	Typ. Current Limit (mA)	Max. Current Limit (mA)
0.204	2700	3000	3300
0.208	2650	2950	3250
0.214	2550	2850	3150
0.216	2500	2800	3100
0.218	2450	2750	3050
0.219	2400	2700	3000
0.220	2350	2650	2950
0.221	2300	2600	2900
0.222	2250	2550	2850
0.223	2200	2500	2800
0.224	2150	2450	2750
0.225	2100	2400	2700
0.226	2050	2350	2650
0.227	2000	2300	2600
0.228	1950	2250	2550
0.229	1900	2200	2500
0.230	1850	2150	2450
0.231	1800	2100	2400
0.232	1750	2050	2350
0.233	1700	2000	2300
0.234	1650	1950	2250
0.235	1600	1900	2200
0.236	1550	1850	2150
0.237	1500	1800	2100
0.238	1450	1750	2050
0.239	1400	1700	2000
0.240	1350	1650	1950
0.241	1300	1600	1900
0.242	1250	1550	1850
0.243	1200	1500	1800
0.244	1150	1450	1750
0.245	1100	1400	1700
0.246	1050	1350	1650
0.247	1000	1300	1600
0.248	950	1250	1550
0.249	900	1200	1500
0.250	850	1150	1450
0.251	800	1100	1400
0.252	750	1050	1350
0.253	700	1000	1300
0.254	650	950	1250
0.255	600	900	1200
0.256	550	850	1150
0.257	500	800	1100
0.258	450	750	1050
0.259	400	700	1000
0.260	350	650	950
0.261	300	600	900
0.262	250	550	850
0.263	200	500	800
0.264	150	450	750
0.265	100	400	700
0.266	50	350	650
0.267	0	300	600
0.268	0	250	550
0.269	0	200	500
0.270	0	150	450
0.271	0	100	400
0.272	0	50	350
0.273	0	0	300
0.274	0	0	250
0.275	0	0	200
0.276	0	0	150
0.277	0	0	100
0.278	0	0	50
0.279	0	0	0
0.280	0	0	0
0.281	0	0	0
0.282	0	0	0
0.283	0	0	0
0.284	0	0	0
0.285	0	0	0
0.286	0	0	0
0.287	0	0	0
0.288	0	0	0
0.289	0	0	0
0.290	0	0	0
0.291	0	0	0
0.292	0	0	0
0.293	0	0	0
0.294	0	0	0
0.295	0	0	0
0.296	0	0	0
0.297	0	0	0
0.298	0	0	0
0.299	0	0	0
0.300	0	0	0








eDP from CPU



MIC




MIC module




©2015 Samsung



Internal Regulator option




20180815
delete short land



HDMI Active-Level Shift




```
20180731
change HDMI retimer to IT66317
```



Output Swing	GPIO	URDBG
Level 1 (Lowest)	0	0
Level 2 (Default)	0	1
Level 3	1	0
Level 4 (Highest)	1	1


20180807
add for output swing SW control

teknisi indonesia




Main Board


HDMI PWR_+5VS_HDMI



HDMI Conn.




HDMI EMI



N56V C.M Choke : M 09G092090110

MP 60 PN	PCB	All pages' components
60NR01L0-MB3010	R1.4	mount
60NR01L0-MB3210	R1.4	mount
60NR01L0-MB3310	R1.4	mount
60NR01L0-MB3410	R1.4	mount
60NR01L0-MB3110	R1.4	unmount

Module_AUX




ANT_2

U4901 RTC7610			
ANT	Port	VC1 GPP_B0	VC2 GPP_A18
50 Ω	RF1	1	0
ANT_1	RF2	X	1
ANT_2	RF3	0	0

X: don't case
0: -0.2v~0.3v
1: 1.6v~3.6v

Module_MAIN






ANT_4

U4902 RTC7610			
ANT	Port	VC1 GPP_B2	VC2 GPP_A19
50 Ω	RF1	1	0
ANT_3	RF2	X	1
ANT_4	RF3	0	0

X: don't case
0: -0.2v~0.3v
1: 1.6v~3.6v


Table 8-1. Power Descriptions for PCH in CNL-H

Name	Description
VCCPHVLD0_IP8	1.8V Primary Well. On the motherboard, this power pin must be connected to VCCPHVLD_IP8 rail in Internal 1.8 V VRM Mode and left as no-connection in External 1.8V VRM Mode.
VCCPGPPA	1.8V or 3.3V for GPP_A group.
VCCPGPPBC	1.8V or 3.3V for GPP_B and GPP_C groups.
VCCPGPPD	1.8V or 3.3V for GPP_D group.
VCCPGPPEF	1.8V or 3.3V for GPP_E and GPP_F groups.
VCCPGPPG_3P3	3.3V for GPP_G group.
VCCPGPPHK	1.8V or 3.3V for GPP_H and GPP_K groups.
VCCMPHY_SENSE	1.05V Sense Line.
VSSMPHY_SENSE	0V (Ground) Sense Line.
VSS	Ground.




Purple reference CRB
Blue reference EDS


Prevent leakage for S3/S4/S5 (AC mode)
Follow CSM reference design




CPU Thermal Sensor




DC FAN Control 1




DC FAN Control 2




<Variant Name>





PIN #	Description
1	5V
2	5V
3	5V
4	GND
5	RX+
6	RX-
7	GND
8	TX-
9	TX+
10	GND




<Variant Name>

		Title : XDD_HDD & ODD CON	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size A	Project Name G711GW		Rev R1.0
Date: Wednesday, April 17, 2019		Sheet 51	of 103




Chris

USB3.0 ESD-Protection



USB2.0 ESD-Protection




DS90E01 ESD Diode



1st Source: PIN:07G04-0020230 AMAZING/AZ099-04SP/R7G
2nd Source: PIN:07G04-0070000 NXP/PIUS82X40

Chris


USB3.0 EMI-Protection




USB3.0 PORT3



USB3.0 ESD-Protection




USB3.0 Port 3



Chris

NGFF M.2 TYPE_E-KEY WIFI




J5301_NGFF E-KEY WLAN Connector H=2.5mm

1st Source: PIN:12003-00076000 ARGOCTYNAE.B0701-7P20


2nd Source: PIN:12003-00075000 DRAGONSTATE.C13EBA2F2B

3rd Source: PIN:12003-00075000 LOTESAPC00602-P001A


WLAN CLKREQ#



WLAN_Wake# Control



WLAN & BT ON




To watch WOL test, due to BT wake up to speed much slower, if use +3V5, it will change to +3V, let BT wake up quickly when S3 wake up

High active


S3S PWR

Project which use the combo card schematic should make sure that BT_ON signal can't be High at S3/S4/S5 state to prevent leakage

For EMI





NFC CONTROL PART



WLAN PWR +3V_NGFF_WLAN (Non-ISC)

Support ASIS Open Cloud Computing (AOConnect)

WLAN PWR to +3V50S




©Gow Design


<Variant Name>

		Title :	USB3_*****
ASUSTeK COMPUTER		Engineer:	Gaming RD
Size	Project Name	Rev	
Custom	G711GW	1.0	
Date:	Wednesday, April 17, 2013	Sheet	54 of 503

<Variant Name>

		Title : IO Con. to MB	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size	Project Name		Rev
Custom	G711GW		1.0
Date: Wednesday, April 17, 2019		Sheet 55 of 103	


OS LED




Charger LED




HDD LED



BT/WLAN LED




HALL SENSOR




CAP LED




Power KEY LED




LED Board



POWER button



One-wire Connect to LED




G531GT P.56 差異


MP 60 2W	PCB	U5602/U5603	C5603/C5604/C5605/C5607
G0N8G1L0-MB3010	R1.4	120183400628	110232110211030
G0N8G1L0-MB3210	R1.4	120183400628	110232110211030
G0N8G1L0-MB3310	R1.4	120183400628	110232110211030
G0N8G1L0-MB3410	R1.4	120183400628	110232110211030
G0N8G1L0-MB3110	R1.4	NA	NA

Chris










2015.12.21 Reserve for EMI




EMI




EMI



EMI Reserve



EMI Reserve




EMI

<Variant Name>

DC-IN Connector

DC Jack使用請詢用River_Hsu

New 6 Phi 4 Pin DC_Jack




12033-00020300

J6001	3.4CH	1.55CH
	12033-00020200	12033-00020300


Main Board


Mode	ADP_INSERT_NG#	AC_IN_OC#
AC Mode	0 (POP;throttling, stop charging)	0
	1	

Battery Connector






Note:Battery Connector 正確性與BAT1_IN_OC#是否預留！









<Variant Name>



A_GND / GND



2016.09.04 Add DEPOP solution



2015.04.14 3 pole mic design and VIB2 Reserve


2015.08.07 Realtek Suggest

MUTE CONTROL



2017.03.23 AMP Change Remove

MUTE CONTROL new solution for 1.8V HDA BUG 0318

2016.07.22 Reserver DEPOP solution




HP ESD Protect




2015.12.16 EMI Reserve

<Variant Name>

		Title :	
ASUSTeK COMPUTER		Engineer:	Gaming RD
Size	Project Name		Rev
D	G711GW		1.0
Date: Wednesday, April 17, 2019		Sheet	66 of 103

<Variant Name>

		Title : I/O board FUNC key	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size	Project Name		Rev
E	G711GW		1.0
Date: Wednesday, April 17, 2019		Sheet 67	of 103

<Variant Name>


	Project Name G711GW	Rev R1.0
---	-------------------------------	--------------------



Title : Thunderbolt

Size Custom	Dept.: ASUSTeK COMPUTER	Engineer: Gaming RD
-----------------------	---------------------------------------	-----------------------------------

Date: Wednesday, April 17, 2019	Sheet 68 of 103
--	-------------------------------

<Variant Name>

		Title : OTH_EMI	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size C	Project Name G711GW		Rev 1.0
Date: Wednesday, April 17, 2019		Sheet 69 of 103	

Table 4. N18P-G0 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBDV/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code	Qual. Plan	Status
8 Gb	256Mb32	1.35 V and 1.5V ¹	Micron	MT51256M32HF-80-B	B-die	0x1	8 Gbps	N/A	Full	Production candidate
			Hynix	H5GCH24J4R-R2C	A-die	0x2	8 Gbps	N/A	Full	Production candidate
		1.35V and 1.55V ²	Samsung	K4G80325FC-HC25	C-die	0x0	8 Gbps ²	N/A	Full	Production candidate

<Variant Name>

Title

<Title>

Size

A1

Document Number

G731GX

Rev

R1.0

Date:

Wednesday, April 17, 2019

Sheet

75

of

103

<Variant Name>

Title

<Title>

Size

A1

Document Number

G731GX

Rev

R1.0

Date:


Wednesday, April 17, 2019

Sheet


76

of

103





NFC Matching




PR CHANGE
WFC5318 / WFC5320 470pF
WFC5322 / WFC5317 120pF
WFC5323 / WFC5316 33pF
WFC5330 / WFC5329 62pF
WFC5327 0.018uF
WFR5308 / WFR5309 470 Ohm

<Variant Name>

DP (Type-C)




EDP (4Lane Panel)



Chris


HDMI & DP



GPU	Type	Footprint	Population		Location	
			N18	N17		
IFP_IOVDD Supply Rails						
GB4C-128, GB4D-128	0.1 μ F	X7R	0402	0	6	Under GPU; 1 per ball
	0.47 μ F ¹	X6S	0201W	6	0	Under GPU; 1 per ball
	1.0 μ F ²	X6S	0402 or 0201W	0	3	Near GPU
	0.47 μ F ²	X6S	0201W	6	0	Near GPU
	4.7 μ F	X6S	0603	3	3	Near GPU
	Bead Type					
	180 Ω @ 100 MHz (ESR=0.2 Ω)	0603	0	0	Near GPU	

GPU	Type	Footprint	Population		Location	
			N18	N17		
IFPAB_PLLVDD Supply Rail						
GB4C-128	0.1 μ F	X7R	0402	0	1	Under GPU
GB4D-128	0.47 μ F ¹	X6S	0201W	1	0	Under GPU
Bead Type						
	300 Ω @ 100 MHz (ESR=0.25 Ω)	0603	0	0		Near GPU
N17: IFPCD_PLLVDD and IFPEF_PLLVDD Supply Rails						
N18: IFPCD_PLLVDD and IFPE_PLLVDD Supply Rails						
GB4C-128	0.1 μ F	X7R	0402	0	2	Under GPU; 1 per ball
GB4D-128	0.47 μ F ¹	X6S	0201W	2	0	Under GPU; 1 per ball
Bead Type						
	300 Ω @ 100 MHz (ESR=0.25 Ω)	0603	0	0		Near GPU

[TOP](#)

[illegible]

[TOP](#)





Figure 1 consists of four circuit diagrams labeled (a), (b), (c), and (d), each representing a different interconnect topology for a 4x4 mesh. Each diagram shows a square loop of four nodes: GNDA, GNDB, GNCB, and GNCB. The nodes are connected to ground (GND) and to each other in various configurations. Diagram (a) shows a simple square loop with ground connections at each node. Diagram (b) shows a more complex topology with additional ground connections and internal node connections. Diagram (c) shows a topology with a central node connected to all four corner nodes. Diagram (d) shows a topology with a central node connected to all four corner nodes and additional ground connections.

Technical drawing of a mechanical part. The drawing shows a cross-section of a component with a vertical dimension of 9.26, a horizontal dimension of 3, and a circular feature with a diameter of 8. The part is shown in a perspective view with a blue outline and a hatched area indicating a specific material or section.

Technical drawing of a mechanical part, likely a bracket or support, showing dimensions R1.5 and 4. The drawing is a cross-section view, with the part being measured highlighted by a red box. The dimension R1.5 is indicated twice, pointing to the top and bottom curved surfaces of the part. The dimension 4 is indicated once, pointing to the vertical distance between the top and bottom surfaces. A blue circle highlights a specific feature on the right side of the part.


Technical drawing of a mechanical part. Dimensions shown include $\varnothing 3.7$, $\varnothing 8$, $\varnothing 2.5$, and $\varnothing 6$. A red box highlights a detail of the part, and the text "NPTH" is visible in the upper right corner.

Diagram illustrating a 3D printed part with a 3.7 NPTH hole. The part features a complex geometry with multiple holes and features. A legend indicates the following dimensions:



- H=0.9 (Blue)
- H=0.6 (Green)
- H=1.1 (Red)
- H=1.7 (Blue)
- H=3 (Red)
- H=1.9 (Green)
- H=1.1 (Red)

The hole is labeled with a diameter of 3.7 NPTH.

PRB056	N series	G series
65W	13.3Kohm	-
90W	10Kohm	-
120W	10Kohm	40.2Kohm
180W	-	28.7Kohm
230W	-	24.3Kohm




Coffee lake IMVP8 Power [For CPU]




www.teknisi-indonesia.com


MEMORY: GPU FB Partition A



MEMORY: GPU FB Partition B



+1.05VSUS [For PCH]



+1.05VSUS




ILMT for OCP Table

ILMT State	OCP
0	8A
Floating	10A
1	12A

PT840* 請放置 PU8401旁;並請放置Trace上!


P_1P8VSUS_LX_30



<Variant Name>

Project Name		Rev
FX505DY		R1.0
Title : PW_+1.8VSUS		
Size	Dept.:	Engineer:
A3	NB Power team	CS Lin
Date: Wednesday, April 17, 2019	Sheet	84 of 103

<Variant Name>


		Project Name		Rev	
		GM531GX		R1.0	
Title : Thunderbolt					
Size	Dept.: ASUS Power Team				
Custom	Engineer: Joe				
Date: Wednesday, April 17, 2019			Sheet	85	of 103

+VTT





10/26 N189/N17P pin swap
U74003.B11 <-> U74003.B73
U74003.B6 <-> U74003.B4
U74003.B11 <-> U74003.B13
U74003.B11 <-> U74003.B11
U74003.B11 <-> U74003.B11



MF=0 Normal



MF=0 Normal

MF=0 Normal




MF=1 Mirror

EC04 (DQ3-DQ31)


EC05 (DQ4-DQ47)

EC06 (DQ48-DQ56)

EC07 (DQ58-DQ63)
















MF=1 Mirror




Load Switch


Main Board



Channel E



Partition A under GPU



GPU	Capacitor Type	Footprint	Population		Location
			N18	N17	
FBVDD/Q Supply Rail for GDDR5					
GBAC-128	0.47 μ F ¹	X65 0201W	24	0	Under GPU
GB4D-128	1 μ F ²	X65 0402 or 0201W	4	12	Under GPU
	10 μ F	X65 0603	4	4	Under GPU
	22 μ F	X65 0603	2	2	Near GPU
	10 μ F	X65 0603	5	5	Near GPU









Table 8.42 DRAM-Side FBVDD/FBVDDQ Decoupling (Combined Rail)

Decoupling Capacitors		Recommended Quantity and Placement (per DRAM device)	
Capacitance	Type, [Size ^{NOTE 1}]	Quantity	Placement (by DRAM Interface Mode)
Combined FBVDD-FBVDDQ Rail			
0.47 uF	X6S [0201W]	36 ^{NOTE 2}	Under the DRAM FBVDD or FBVDDQ ball. Add 16 of the 36 caps (or 16 of the 18 caps if using the alternate decoupling solution described in Note 2) under the DRAM FBVDD/Q ball; should share existing FBVDD/Q ball via if possible.
10 uF	X6S [0603]	4	Under the DRAM FBVDD or FBVDDQ ball.
10 uF	X6S [0603]	2	Near DRAM device. Ensure at least 2 GND vias and 2 power vias for each capacitor.
22 uF	X6S [0603]	5	Near DRAM device. Ensure at least 2 GND vias and 2 power vias for each capacitor.





Adaptor select			
		W Section	D Section
PR8921		10m	5m
PR8936			
14K	0.4V	30W	120W
31.6K	0.8V	40W	150W
56K	1.2V	45W	180W
93.1K	1.6V	65W	230W
150K	2.0V	75W	280W
270K	2.4V	90W	330W
560K	2.8V	120W	400W



Address Selection Table											
Address	SEL	SEL2	SEL3	SEL4	SEL5	SEL6	SEL7	SEL8	SEL9	SEL10	SEL11
00000000	0	0	0	0	0	0	0	0	0	0	0
00000001	0	0	0	0	0	0	0	0	0	0	1
00000002	0	0	0	0	0	0	0	0	0	1	0
00000003	0	0	0	0	0	0	0	0	0	1	1
00000004	0	0	0	0	0	0	0	0	1	0	0
00000005	0	0	0	0	0	0	0	0	1	0	1
00000006	0	0	0	0	0	0	0	1	0	0	0
00000007	0	0	0	0	0	0	0	1	0	0	1
00000008	0	0	0	0	0	0	1	0	0	0	0
00000009	0	0	0	0	0	0	1	0	0	0	1
0000000A	0	0	0	0	0	1	0	0	0	0	0
0000000B	0	0	0	0	0	1	0	0	0	0	1
0000000C	0	0	0	0	1	0	0	0	0	0	0
0000000D	0	0	0	0	1	0	0	0	0	0	1
0000000E	0	0	0	1	0	0	0	0	0	0	0
0000000F	0	0	0	1	0	0	0	0	0	0	1

Register Address											
Register	SEL	SEL2	SEL3	SEL4	SEL5	SEL6	SEL7	SEL8	SEL9	SEL10	SEL11
00000000	0	0	0	0	0	0	0	0	0	0	0
00000001	0	0	0	0	0	0	0	0	0	0	1
00000002	0	0	0	0	0	0	0	0	0	0	0
00000003	0	0	0	0	0	0	0	0	0	0	1
00000004	0	0	0	0	0	0	0	0	0	0	0
00000005	0	0	0	0	0	0	0	0	0	0	1
00000006	0	0	0	0	0	0	0	0	0	0	0
00000007	0	0	0	0	0	0	0	0	0	0	1
00000008	0	0	0	0	0	0	0	0	0	0	0
00000009	0	0	0	0	0	0	0	0	0	0	1
0000000A	0	0	0	0	0	0	0	0	0	0	0
0000000B	0	0	0	0	0	0	0	0	0	0	1
0000000C	0	0	0	0	0	0	0	0	0	0	0
0000000D	0	0	0	0	0	0	0	0	0	0	1
0000000E	0	0	0	0	0	0	0	0	0	0	0
0000000F	0	0	0	0	0	0	0	0	0	0	1



PROTECTION




Cost-down不開

Cost-down不開


Cost-down不開







HVDD POWER GOOD LOOPBACK


GPU POWER SEQUENCE CONTROL




Option	Function
0	MC OFF
1	MC ON















PCI EXPRESS Graphics REVERSED Type PCIe X16




modify to PCIe x16
2018_0917



For EMI





Discharge




Table 2. NVVDD Decoupling and Filtering


GPU	Capacitor Type	Footprint	Population	Location
NVVDD Supply Net				
GB4C-128,	10 μ F	X6S 0603	34	21 Under GPU
GB4D-128	1 μ F ¹	X6S 0402 or 0201W	0	13 Under GPU
	0.47 μ F ¹	X6S 0402 or 0201W	26	0 Under GPU
	10 μ F	X6S 0603	0	1 Near GPU
	22 μ F	X6S 0805	15	10 Near GPU
	4.7 μ F	X6S 0603	0	2 Near GPU
	330 μ F	POS 7343	0	1 Near GPU


Note:


1. Design may alternatively use two 0201W 0.47 μ F X6S for each 0201W 1 μ F.

1V8_AON Supply Rail						
GB4C-128,	0.1 μ F	X7R 0402	0	2	Under GPU	
GB4D-128	0.47 μ F ¹	X6S 0201W	4	0	Under GPU	
	1.0 μ F ¹	X6S 0402 or 0201W	0	1	Near GPU	
	0.47 μ F ¹	X6S 0201W	6	0	Near GPU	
	4.7 μ F	X6S 0603	3	1	Near GPU	


1V8 & 3V3 Power Control



		Project Name		Rev
		GX531GM		R1.0
Title : PW_PEX_VDD/+1.8V_GPU				
Size Custom	Dept.: NB Power Team		Engineer:	Joe
Date: Wednesday, April 17, 2019			Sheet 93	of 117

		Project Name		Rev	
		GM531GM		R1.0	
Title : PW_+VCCIO					
Size		Dept.: NB Power team			
A3		Engineer: Joe			
Date: Wednesday, April 17, 2019			Sheet 82 of 103		


DVS Setting			
MEM_VDD_CTL	R		L
Voltage 1.1V 1.35V			
PR9404		1.000u	
PR9409		35.700n	
PR9423		54.900n	




teknisi indonesia

PT940* 請放置 PU9401旁,並請設置Trace 上!

PT9401
P10001, P10002, P10003, P10004, P10005, P10006, P10007, P10008, P10009, P10010, P10011, P10012, P10013, P10014, P10015, P10016, P10017, P10018, P10019, P10020, P10021, P10022, P10023, P10024, P10025, P10026, P10027, P10028, P10029, P10030, P10031, P10032, P10033, P10034, P10035, P10036, P10037, P10038, P10039, P10040, P10041, P10042, P10043, P10044, P10045, P10046, P10047, P10048, P10049, P10050, P10051, P10052, P10053, P10054, P10055, P10056, P10057, P10058, P10059, P10060, P10061, P10062, P10063, P10064, P10065, P10066, P10067, P10068, P10069, P10070, P10071, P10072, P10073, P10074, P10075, P10076, P10077, P10078, P10079, P10080, P10081, P10082, P10083, P10084, P10085, P10086, P10087, P10088, P10089, P10090, P10091, P10092, P10093, P10094, P10095, P10096, P10097, P10098, P10099, P10100.

		Project Name		Rev	
		GX531GM		R1.0	
Title : PW_PEX_VDD/+1.8V_GPU					
Size Custom	Dept.:	NB Power Team	Engineer:	Joe	
Date: Wednesday, April 17, 2019			Sheet	95	of 117

		Project Name		Rev
		Coffeelake-H		R1.0
Title : PW_+12VS_FAN				
Size B	Dept.: NB Power team		Engineer:	Hon
Date: Wednesday, April 17, 2019			Sheet	96 of 103



Project Name

GX531GM

Rev

R1.0

Title : **Type C LDO 3V3**

Size

Custom

Dept.:

ASUSTeK COMPUTER INC.

Engineer:

Joe

Date: **Wednesday, April 17, 2019**

Sheet

97

of

103




75W-

[illegible]

75W ~ 90W

	UP9026PQRI (UPI)	NCP45491 (CM)
FR9801	2000 (10G12200014010)	
FR9817	2130 (10102-00571000)	
FR9812	2000 (10G12200014010)	
FR9814	2130 (10102-00571000)	
FR9805	3360 (10G122330214010)	
FR9806	3110 (10102-00581000)	
FR9807	3360 (10G122330214010)	
FR9808	4910 (10102-00581000)	
FR9811	3240 (10G122324314010)	
FR9812	1040 (10G121200214010)	
FR9834	90.380 (10G122090214010)	




*共11顆


*請將對應電容放置對應PWR VRM輸入端

DC-IN Mode


C:CPU (+RTCBAT)+3VA_RTC
P:PCH (AC_BAT_SYS)+3VA/+5VA
S:PLT (+3VA_RTC) RTCRST# (PCH)
Power (Power) AC_IN_OC# (EC)
Signal (EC) PS_ON (+3VA_EC)
(PS_ON)+3VA_EC (EC)
(3VADSW_ON)+3VA_DSW (3VA_DSW_PWRGD)
(EC) DPWROK_EC (PCH)
(+3VA_DSW) PM_BATLOW# (PCH)
(PCH) PM_SLP_SUS# (EC)
(VSUS_ON)+1.0VSUS_VCCPRIM (1.0VSUS_PWRGD)
(EC) PM_RSMRST#_PCH (PCH)
(PCH) SUSWARN# (EC)
(EC) ME_AC_PRESENT_PCH (PCH)
(EC) PCH_SUSACK# (PCH)
(PWR_Switch) PWR_SW# (EC)
(EC) PM_PWRBTN# (PCH)
(EC) SUSC_EC# (Power)
(SUSC_EC#)+12V/+5V/+3V
(EC) SUSB_EC# (Power)
(SUSB_EC#)+12VS/+5VS/+3VS
(VSUS_ON)+1.0V_VCCST, VCCPLL (VCCST_PWRGD)
(+VCCIO)+VCCSTG
(1.2V_ON)+2.5V (2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU (1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO (VCCIO_PWRGD)
(ALL_SYSTEM_PWRGD)+VCCSA (IMVP8_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU) DDR_VTT_CTRL (Power)
(Power) 1.2V_PWRGD (AND)
(Power) IMVP8_PWRGD
(AND) ALL_SYSTEM_PWRGD (CPU/PCH/EC/Power)
(ALL_SYSTEM_PWRGD) VCCST_PWRGD_CPU (CPU)
(EC) PM_PWROK_PCH (PCH)
(PCH) CLK_PCH_BCLK (CPU)
(PCH) H_CPU_PWRGD (CPU)
(ALL_SYSTEM_PWRGD) P_IMVP8_EN_10 (Power)
(CPU) P_SVID_DATA_X2 (Power)
(EC) PM_SYSPWROK_PCH (PCH)
(PCH) PLT_RST# (CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE (IMVP8_PWRGD)
(CPU) H_THERMTRIP# (PCH)
(PCH) DDR4_DRAMRST# (Memory)
+VCCGT



CFL H Power Sequence
(DC mode)



請放靠近PU9101



AC-IN Mode

C:CPU
P:PCH
S:PLT
Power
Signal

(+RTCBAT)+3VA_RTC
(AC_BAT_SYS)+3VA/+5VA
(+3VA_RTC)RTCRST#(PCH)
(Power)AC_IN_OC#(EC)
(EC)PS_ON(+3VA_EC)
(PS_ON)+3VA_EC(EC)
(3VADSW_ON)+3VA_DSW(3VA_DSW_PWRGD)
(EC)DPWROK_EC(PCH)
(+3VA_DSW)PM_BATLOW#(PCH)
(PCH)PM_SLP_SUS#(EC)
(VSUS_ON)+1.0VSUS_VCCPRIM(1.0VSUS_PWRGD)
(EC)PM_RSMRST#_PCH(PCH)
(PCH)SUSWARN#(EC)
(EC)ME_AC_PRESENT_PCH(PCH)
(EC)PCH_SUSACK#(PCH)
(PWR_Switch)PWR_SW#(EC)
(EC)PM_PWRBTN#(PCH)
(EC)SUSC_EC#(Power)
(SUSC_EC#)+12V/+5V/+3V
(EC)SUSB_EC#(Power)
(SUSB_EC#)+12VS/+5VS/+3VS
(SUSB_EC#)+1.0V_VCCST,VCCPLL
(SUSB_EC#)+VCCIO,(+12VS)+VCCSTG
(1.2V_ON)+2.5V(2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU(1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO(VCCIO_PWRGD)
(ALL_SYSTEM_PWRGD)+VCCSA(IMVP8_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU)DDR_VTT_CTRL(Power)
(Power)1.2V_PWRGD(AND)
(Power)IMVP8_PWRGD
(AND)ALL_SYSTEM_PWRGD(CPU/PCH/EC/Power)
(ALL_SYSTEM_PWRGD)VCCST_PWRGD_CPU(CPU)
(EC)PM_PWROK_PCH(PCH)
(PCH)CLK_PCH_BCLK(CPU)
(PCH)H_CPUPWRGD(CPU)

(CPU)P_SVID_DATA_X2(Power)
(EC)PM_SYSPWROK_PCH(PCH)
(PCH)PLT_RST#(CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE(IMVP8_PWRGD)
(CPU)H_THERMTRIP#(PCH)
(PCH)DDR4_DRAMRST#(Memory)

+VCCGT

CFL H Power Sequence
(AC mode)